{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T01:51:33Z","timestamp":1775785893368,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/tvlsi.2009.2031650","type":"journal-article","created":{"date-parts":[[2009,11,17]],"date-time":"2009-11-17T18:44:42Z","timestamp":1258483482000},"page":"295-304","source":"Crossref","is-referenced-by-count":45,"title":["Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique"],"prefix":"10.1109","volume":"19","author":[{"given":"Rakesh Gnana David","family":"Jeyasingh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Navakanta","family":"Bhat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharadwaj","family":"Amrutur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.726553"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803944"},{"key":"ref12","year":"2007"},{"key":"ref13","year":"2007"},{"key":"ref14","first-page":"1668","article-title":"a low power, process invariant keeper design for high speed dynamic logic circuits","author":"jeyasingh","year":"2008","journal-title":"Proc ISCAS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878226"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885051"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229422"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833668"},{"key":"ref8","first-page":"444","article-title":"noise-tolerant xor-based conditional keeper for high fan-in dynamic circuits","author":"hua","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817515"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.994977"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.997857"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.823665"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5695105\/05325655.pdf?arnumber=5325655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:17Z","timestamp":1633909937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5325655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2031650","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}