{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:27:00Z","timestamp":1761708420672},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/tvlsi.2009.2032553","type":"journal-article","created":{"date-parts":[[2009,10,16]],"date-time":"2009-10-16T14:16:53Z","timestamp":1255702613000},"page":"305-318","source":"Crossref","is-referenced-by-count":34,"title":["Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding"],"prefix":"10.1109","volume":"19","author":[{"family":"Chen-Hung Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chun-Yu Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"An-Yeu Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357856"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2017118"},{"key":"ref31","year":"2006","journal-title":"Xilinx LogiCORE IEEE 802 16e CTC Decoder Core"},{"key":"ref30","first-page":"1032","article-title":"a memory-reduced log-map kernel for turbo decoder","author":"lin","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2003.812176"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1974.1055186"},{"key":"ref11","first-page":"445","article-title":"a parallel decoding scheme for turbo decoders","volume":"4","author":"hsu","year":"1998","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2000.886725"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.924051"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816136"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853604"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808451"},{"key":"ref18","first-page":"209","article-title":"configurable and scalable high throughput turbo decoder architecture for multiple 4g wireless standards","author":"sun","year":"2008","journal-title":"Proc IEEE Int Conf Appl -Specific Syst Arch Processors (ASAP)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2008.4671742"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/TVLSI.2004.842917","article-title":"vlsi architectural design tradeoffs for sliding-window log-map decoders","volume":"13","author":"wu","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref4","year":"0","journal-title":"Worldwide Interoperability for Microwave Access (WiMAX)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832942"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990059"},{"key":"ref6","first-page":"216","article-title":"high-throughput 12-mode ctc decoder for wimax standard","author":"lin","year":"2008","journal-title":"Proc IEEE Int Symp VLSI Des Autom Test (VLSI-DAT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234244"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1358","DOI":"10.1109\/TVLSI.2008.2000514","article-title":"unified convolutional\/turbo decoder design using tile-based timing analysis of va\/map kernel","volume":"16","author":"li f -m","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002428"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.362"},{"key":"ref2","year":"0","journal-title":"3rd generation partnership project (3GPP)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003164"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1995.524253"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001357"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:20057332"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/49.661114"},{"key":"ref23","first-page":"259","article-title":"enhanced max-log-app and enhanced log-app decoding for dvb-rcs","author":"ould-cheikh-mouhamedou","year":"2003","journal-title":"Proc 3rd Int Symp Turbo Codes"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2003.809247"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/92.784098"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5695105\/05288549.pdf?arnumber=5288549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:37Z","timestamp":1633909957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5288549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":34,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2032553","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}