{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:36:22Z","timestamp":1694637382863},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tvlsi.2009.2033932","type":"journal-article","created":{"date-parts":[[2009,11,6]],"date-time":"2009-11-06T21:06:03Z","timestamp":1257541563000},"page":"512-516","source":"Crossref","is-referenced-by-count":0,"title":["High-Speed Algorithms and Architectures for Range Reduction Computation"],"prefix":"10.1109","volume":"19","author":[{"given":"Francisco J.","family":"Jaime","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel A.","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Hormigo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julio","family":"Villalba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emilio L.","family":"Zapata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1049\/ip-cdt:19982091","article-title":"fast algorithm for modular reduction","volume":"145","author":"kop","year":"1998","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.38"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0166-x"},{"key":"ref5","first-page":"59","article-title":"pipelined architecture for accurate floating point range reduction","author":"jaime","year":"2006","journal-title":"Proc Conf Real Numbers and Computers"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1007\/s11265-005-4941-7","article-title":"High-radix logarithm with selection by rounding: Algorithm and implementation","volume":"40","author":"pieiro","year":"2005","journal-title":"J VLSI Signal Process"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.36"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2646-6"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5719054\/05308221.pdf?arnumber=5308221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:15Z","timestamp":1633914015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5308221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":7,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2033932","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}