{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:42:02Z","timestamp":1694637722593},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tvlsi.2009.2035322","type":"journal-article","created":{"date-parts":[[2009,11,23]],"date-time":"2009-11-23T20:32:57Z","timestamp":1259008377000},"page":"520-524","source":"Crossref","is-referenced-by-count":6,"title":["On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals"],"prefix":"10.1109","volume":"19","author":[{"given":"Ling","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yulei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongyu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Hamilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934236"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.831439"},{"key":"ref12","author":"bakoglu","year":"1990","journal-title":"Interconnections and Packaging for VLSI"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483952"},{"key":"ref15","first-page":"81","article-title":"a predictive transistor model based on itrs roadmap","author":"uemura","year":"2006","journal-title":"Proc General Conf IEICE"},{"key":"ref16","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813345"},{"key":"ref4","first-page":"451","article-title":"power estimation in global interconnects and its reduction using a novel repeater optimization methodology","author":"kapur","year":"2002","journal-title":"Proc IEEE DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825841"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774578"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856173"},{"key":"ref8","first-page":"211","article-title":"energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization","author":"stojanovic","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195549"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref1","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0585"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5719054\/05337908.pdf?arnumber=5337908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:33Z","timestamp":1633914033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5337908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2035322","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}