{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T21:18:54Z","timestamp":1772572734865,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tvlsi.2009.2035509","type":"journal-article","created":{"date-parts":[[2009,12,11]],"date-time":"2009-12-11T17:58:53Z","timestamp":1260554333000},"page":"483-493","source":"Crossref","is-referenced-by-count":110,"title":["Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)"],"prefix":"10.1109","volume":"19","author":[{"given":"Wei","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbin","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaobin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.92"},{"key":"ref11","author":"thoziyoor","year":"2007","journal-title":"CACTI 5"},{"key":"ref12","year":"2003","journal-title":"Simplescalar 3 0"},{"key":"ref13","first-page":"480","article-title":"2 mb spin-transfer torque ram (spram) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2002386"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837800"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837962"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906195"},{"key":"ref18","first-page":"841","article-title":"an alternate design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit\/architecture perspective","author":"li","year":"2009","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007735"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2007.4373737"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2006.378875"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479820"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref2","first-page":"815","article-title":"the zen of nonvolatile memories","author":"prinz","year":"2006","journal-title":"Proc ACM\/IEEE Des Autom Conf (DAC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418854"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"ref20","year":"2004","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5719054\/05352236.pdf?arnumber=5352236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:31Z","timestamp":1633914031000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5352236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2035509","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}