{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:35:16Z","timestamp":1761647716688},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tvlsi.2009.2036184","type":"journal-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T18:17:27Z","timestamp":1261419447000},"page":"516-520","source":"Crossref","is-referenced-by-count":32,"title":["Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores"],"prefix":"10.1109","volume":"19","author":[{"given":"Tai-Hua","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873774"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.60"},{"key":"ref12","year":"2007","journal-title":"ModelSim SE version 6 3c"},{"key":"ref13","year":"2006","journal-title":"Design Analyzer version X-2005 09"},{"key":"ref14","year":"2007","journal-title":"TubroScan version 2 8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998361"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766644"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297675"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219068"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.15"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"key":"ref9","year":"2008","journal-title":"miniMIPS CPU"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5719054\/05356222.pdf?arnumber=5356222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:24Z","timestamp":1633914024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5356222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":14,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2036184","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}