{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:58Z","timestamp":1747807918172},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tvlsi.2009.2036629","type":"journal-article","created":{"date-parts":[[2009,12,21]],"date-time":"2009-12-21T18:17:27Z","timestamp":1261419447000},"page":"629-637","source":"Crossref","is-referenced-by-count":6,"title":["Built-In Functional Tests for Silicon Validation and System Integration of Telecom SoC Designs"],"prefix":"10.1109","volume":"19","author":[{"given":"Yuejian","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandy","family":"Thomson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dale","family":"Mutcher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Hall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.743733"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1109\/TCAD.2002.807889","article-title":"Testing ASICs with multiple identical cores","volume":"22","author":"wu","year":"2003","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref12","first-page":"63","article-title":"Full hold-scan systems in microprocessors: Cost\/benefit analysis","volume":"8","author":"kuppuswamy","year":"2004","journal-title":"Intel Technol J"},{"key":"ref13","first-page":"xxv","article-title":"Giga-scale integration for tera-ops performance: Opportunities and new frontiers","author":"gelsinger","year":"2004","journal-title":"Proc 41th Des Autom Conf"},{"key":"ref14","first-page":"55","article-title":"Built-in functional tests for fast validation of a 40 Gbps optical coherent receiver SoC ASIC","author":"wu","year":"2008","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.536236"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529947"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/50.896211"},{"key":"ref19","year":"2008","journal-title":"IEEE Standard 802 3-2008 Section 4"},{"key":"ref4","first-page":"665","article-title":"The crazy mixed UP world of silicon debug","author":"josephson","year":"2004","journal-title":"Proc Custom IC Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146917"},{"key":"ref6","first-page":"544","article-title":"A 24 Gs\/s 6b ADC in 90 nm CMOS","author":"schvan","year":"2008","journal-title":"Proc ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1364\/OE.16.000873"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529831"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2008.2006189"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.66"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.77"},{"key":"ref9","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5735629\/05356232.pdf?arnumber=5356232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:28Z","timestamp":1633914028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5356232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":19,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2036629","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}