{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:59:05Z","timestamp":1761580745109},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tvlsi.2009.2037428","type":"journal-article","created":{"date-parts":[[2010,1,4]],"date-time":"2010-01-04T20:32:01Z","timestamp":1262637121000},"page":"638-646","source":"Crossref","is-referenced-by-count":14,"title":["Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs"],"prefix":"10.1109","volume":"19","author":[{"given":"Qiang","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Jin","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775861"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118490"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"key":"ref13","year":"2007","journal-title":"GMM++ Library"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466537"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118477"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.121"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24653-4_20"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1142\/4109"},{"key":"ref19","author":"golub","year":"1996","journal-title":"Matrix Computations"},{"key":"ref4","first-page":"343","article-title":"Reliability-aware SOC voltage islands partition and floorplan","author":"yang","year":"2006","journal-title":"Proc ISVLSI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.103"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118437"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560085"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057665"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123026"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_27"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349331"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781232"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5735629\/05357444.pdf?arnumber=5357444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:51Z","timestamp":1633913211000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5357444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2037428","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}