{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:22:28Z","timestamp":1758892948578},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tvlsi.2009.2039153","type":"journal-article","created":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T20:41:42Z","timestamp":1265056902000},"page":"668-681","source":"Crossref","is-referenced-by-count":25,"title":["A Multi-Granularity Power Modeling Methodology for Embedded Processors"],"prefix":"10.1109","volume":"19","author":[{"given":"Young-Hwan","family":"Park","sequence":"first","affiliation":[]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[]},{"given":"Fadi J","family":"Kurdahi","sequence":"additional","affiliation":[]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1394010"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/0470869615"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/263272.263286","article-title":"Techniques for low energy software","author":"mehta","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1145\/280756.280824","article-title":"An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors","author":"gebotys","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750419"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/334012.334019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2003.1207899"},{"key":"ref16","first-page":"1","article-title":"Instruction-level power dissipation in the Intel XScale embedded microprocessor","volume":"5683","author":"varma","year":"2005","journal-title":"Proc SPIE's Symp Electron Imag Sci Technol"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5194\/ars-2-215-2004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref19","year":"2008","journal-title":"OpenRISC 1000 Family"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"ref4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-006-9045-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333255"},{"key":"ref6","year":"2008","journal-title":"Cacti5 3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994670"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601959"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269067"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118431"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1007\/BF01130407","article-title":"Instruction level power analysis and optimization of software","volume":"13","author":"tiwari","year":"1996","journal-title":"J VLSI Signal Process Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450194"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.4324\/9780203507278","author":"faraway","year":"2004","journal-title":"Linear Models With R"},{"key":"ref22","year":"2008","journal-title":"Cadence NC-Verilog"},{"key":"ref21","year":"2007","journal-title":"Synopsys Design Compiler PrimeTime PX Power Compiler"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176327"},{"key":"ref23","year":"1999","journal-title":"SystemC initiative"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1109\/92.555992","article-title":"Power analysis and minimization techniques for embedded DSP software","volume":"5","author":"lee","year":"1997","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref25","year":"2005","journal-title":"YACC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5735629\/05401086.pdf?arnumber=5401086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:43Z","timestamp":1633913263000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5401086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2039153","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}