{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:39Z","timestamp":1759146399435},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tvlsi.2009.2039501","type":"journal-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T18:43:14Z","timestamp":1269974594000},"page":"682-695","source":"Crossref","is-referenced-by-count":10,"title":["Modeling and Synthesis of Asynchronous Pipelines"],"prefix":"10.1109","volume":"19","author":[{"given":"Chong-Fatt","family":"Law","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(03)00093-0"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/ICCD.1998.727058","article-title":"Amulet 3: A high-performance self-timed ARM microprocessor","author":"furber","year":"1998","journal-title":"Proc Int Conf Comput Design"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1016\/S0020-0190(00)00214-3","article-title":"Towards an energy complexity of computation","volume":"77","author":"martin","year":"2001","journal-title":"Inf Process Lett"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206431"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"982","DOI":"10.1145\/1278480.1278722","article-title":"a fully-automated desynchronization flow for synchronous circuits","author":"andrikos","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913346"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref15","author":"peeters","year":"2008","journal-title":"Haste Manual"},{"key":"ref16","author":"hoare","year":"1985","journal-title":"Communicating Sequential Processes"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/5.740020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923238"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761529"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.502196"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514644"},{"key":"ref27","year":"0","journal-title":"IEEE Standard for Verilog Register Transfer Level Synthesis"},{"key":"ref3","first-page":"588","article-title":"The best of both worlds: the efficient asynchronous implementation of synchronous specifications","author":"davare","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.14"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761520"},{"key":"ref5","author":"taylor","year":"2007","journal-title":"Data-Driven Handshake Circuit Synthesis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.20"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.31"},{"key":"ref9","first-page":"1","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.740016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219018"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830924"},{"key":"ref21","first-page":"275","article-title":"High level modeling of channel-based asynchronous circuits using Verilog","author":"saifhashemi","year":"2005","journal-title":"Commun Process Architectures"},{"key":"ref24","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf Syst"},{"key":"ref23","first-page":"220","article-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","author":"chu","year":"1987","journal-title":"Proc Int Conf Comput Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19960704"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914074"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5735629\/05439903.pdf?arnumber=5439903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:59:56Z","timestamp":1633913996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5439903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2009.2039501","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}