{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:54Z","timestamp":1759146894628},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/tvlsi.2010.2040295","type":"journal-article","created":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T16:26:16Z","timestamp":1267460776000},"page":"918-923","source":"Crossref","is-referenced-by-count":1,"title":["Placement for Immunity of Transient Faults in Cell-Based Design of Nanometer Circuits"],"prefix":"10.1109","volume":"19","author":[{"given":"Koustav","family":"Bhattacharya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagarajan","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147105"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2005.8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996804"},{"key":"ref13","article-title":"OpenSPARC: An open platform for hardware reliability experimentation","author":"parulkar","year":"2008","journal-title":"SELSE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"ref15","author":"galassi","year":"2002","journal-title":"Gnu scientific library"},{"key":"ref16","author":"gaspero","year":"0","journal-title":"QuadProg"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055184"},{"key":"ref18","year":"0","journal-title":"ISCAS'85 Benchmarks Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2351-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233603"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015084"},{"key":"ref7","first-page":"91","article-title":"A new placement algorithm for reduction of soft errors in macro cell based design of nanometer circuits","author":"bhattacharya","year":"2009","journal-title":"Proc ISVLSI"},{"key":"ref2","first-page":"2","article-title":"Logic soft errors in sub-65 nm technologies design and CAD challenges","author":"mitra","year":"2005","journal-title":"Proc DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5755591\/05418864.pdf?arnumber=5418864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:26Z","timestamp":1633913246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5418864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2040295","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}