{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:07:14Z","timestamp":1694639234697},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/tvlsi.2010.2042087","type":"journal-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T18:40:53Z","timestamp":1269456053000},"page":"818-831","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications"],"prefix":"10.1109","volume":"19","author":[{"given":"Woohyung","family":"Chun","sequence":"first","affiliation":[]},{"given":"Sungroh","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Sangjin","family":"Hong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177575"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/989995.989999"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0070-9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/793919"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337565"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.347998"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450079"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1007\/978-3-540-74442-9_4","article-title":"An automatic design flow for mapping application onto a 2D mesh NoC architecture","volume":"4644","author":"delorme","year":"2007","journal-title":"Integr Circuit Syst Des Power Tim Model Opt Simulation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/78.950795"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529257"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0041-6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253844"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898832"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.904690"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5755591\/05437217.pdf?arnumber=5437217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:17Z","timestamp":1633916237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5437217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":19,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2042087","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}