{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:04:43Z","timestamp":1694639083373},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tvlsi.2010.2042240","type":"journal-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T21:00:17Z","timestamp":1267563617000},"page":"1086-1089","source":"Crossref","is-referenced-by-count":2,"title":["Robust Two-Phase RZ Asynchronous SoC Interconnects"],"prefix":"10.1109","volume":"19","author":[{"given":"Muhammad E. S.","family":"Elrabaa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"ref11","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc Univ California\/Santa Cruz Conf Adv Res VLSI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1109\/ASYNC.2003.1199173","article-title":"Delay insensitive, point-to-point interconnect using M-of-N codes","author":"bainbridge","year":"2003","journal-title":"Proc Int Symp Asynch Circuits Syst (ASYNC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494444"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998423"},{"key":"ref4","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.502196"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000297"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761520"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5772207\/05422810.pdf?arnumber=5422810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:17Z","timestamp":1633916237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5422810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":16,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2042240","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}