{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T14:52:08Z","timestamp":1778511128198,"version":"3.51.4"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tvlsi.2010.2043694","type":"journal-article","created":{"date-parts":[[2010,3,30]],"date-time":"2010-03-30T18:43:14Z","timestamp":1269974594000},"page":"987-996","source":"Crossref","is-referenced-by-count":61,"title":["Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness"],"prefix":"10.1109","volume":"19","author":[{"given":"Yun","family":"Ye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sani","family":"Nassif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2008","journal-title":"Sentaurus Device User Guide"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2002.1034525"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1145\/1278480.1278685","article-title":"modeling and analysis of non-rectangular gate for post-lithography circuit simulation","author":"singha","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref32","first-page":"235","article-title":"From poly line to transistor: Building BSIM models for non-rectangular transistors","volume":"6156","author":"poppe","year":"2006","journal-title":"Proc SPIE"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233585"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391698"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483997"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1998.689204"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref34","first-page":"61560u.1","article-title":"Modeling of non-uniform device geometries for post-lithography circuit analysis","volume":"6156","author":"gupta","year":"2006","journal-title":"Proc SPIE"},{"key":"ref10","first-page":"705","article-title":"Three-dimensional &#x2018;atomistic&#x2019; simulation of discrete random dopant distribution effects in sub-0.1 <ref_formula> <tex Notation=\"TeX\">$\\mu$<\/tex><\/ref_formula>m MOSFET's","author":"wong","year":"1993","journal-title":"Proc IEDM"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/16.249429"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.573737"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1996.507851"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1999.799397"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650512"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418975"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/16.735728"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/16.915703"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.120037"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2004.09.005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(72)90103-7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.826935"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1975.9825"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.333844"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.475.0525","article-title":"Review and future prospects of low-power RAM circuits","volume":"47","author":"nakagome","year":"2006","journal-title":"IBM J Res Dev"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref8","first-page":"46","article-title":"Threshold voltage variation in very small MOS transistors due to local dopant fluctuations","author":"hagivaga","year":"1982","journal-title":"Proc Symp VLSI Technol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.35.842"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.123489"},{"key":"ref1","year":"2006","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2004647"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1117\/12.350246"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1116\/1.3013860"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1116\/1.590375"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1116\/1.1667513"},{"key":"ref42","first-page":"69244e.1","article-title":"22 nm halfpitch patterning by CVD spacer self alignment double patterning (SADP)","volume":"6924","author":"bencher","year":"2008","journal-title":"Proc SPIE"},{"key":"ref24","author":"kaya","year":"2001","journal-title":"Simulation of Semiconductor Processes and Devices"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1117\/1.2781583"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175840"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1116\/1.3010712"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.821563"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2008.01.035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871225"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5772207\/05439902.pdf?arnumber=5439902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:53Z","timestamp":1633914053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5439902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":46,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2043694","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}