{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T18:38:28Z","timestamp":1779907108491,"version":"3.53.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tvlsi.2010.2044818","type":"journal-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T18:42:09Z","timestamp":1270665729000},"page":"1023-1033","source":"Crossref","is-referenced-by-count":21,"title":["A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic"],"prefix":"10.1109","volume":"19","author":[{"given":"Saleh","family":"Abdel-Hafeez","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4.720406"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1400","DOI":"10.1109\/4.792614","article-title":"A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex><\/formula>) latch and its application in a dual-modulus prescaler","volume":"34","author":"yan","year":"1999","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339513"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/12.709372"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329420"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614905"},{"key":"ref37","year":"1997","journal-title":"Xilinx The programmable logic data book"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.133161"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1991.145556"},{"key":"ref34","year":"2002","journal-title":"0 15 m CMOS ASIC process digests"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1580","DOI":"10.1109\/T-C.1971.223175","article-title":"counting responders in an associative memory","volume":"c 20","author":"foster","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:19960119"},{"key":"ref40","first-page":"104","article-title":"4.3 GHz 44 uW CMOS frequency divider","author":"yamamoto","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329496"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.722966"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639549"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1685-9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1992.269170"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2003.1301719"},{"key":"ref18","author":"katz","year":"1994","journal-title":"Contemporary Logic Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.508266"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2003.1201390"},{"key":"ref3","year":"2008","journal-title":"FLEX8000 field programmable gate array logic device"},{"key":"ref27","author":"razavi","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.509860"},{"key":"ref29","author":"sanchez-sinencio","year":"1998","journal-title":"Low-Voltage\/Low-Power Integrated Circuits and Systems"},{"key":"ref5","year":"1980","journal-title":"Berkley magic layout tools"},{"key":"ref8","author":"ercegovac","year":"2004","journal-title":"Digital Arithmetic"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/31.90421"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882350"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2005.1511264"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541487"},{"key":"ref20","first-page":"111","article-title":"A 43-Ghz static frequency divider in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>M standard CMOS","author":"liang","year":"2008","journal-title":"Proc IEEE Canadian Conf Elect Comput Eng (CCECE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/81.542285"},{"key":"ref21","first-page":"112","article-title":"A novel approach for CMOS parallel counter design","author":"lin","year":"1999","journal-title":"Proc 25th Euromicro Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1991.145534"},{"key":"ref24","first-page":"571","article-title":"Use of parallel counters for triggering nuclear instruments and methods in physics research","volume":"a321","author":"nikityuk","year":"1992"},{"key":"ref41","first-page":"894","article-title":"Designs of counters with near minimal counting\/sampling period and hardware complexity","author":"yeh","year":"2000","journal-title":"Proc Asilomar Conf Signals Syst Comput"},{"key":"ref23","year":"1981","journal-title":"Mentor graphics powertrain"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/82.331551"},{"key":"ref25","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5772207\/05443645.pdf?arnumber=5443645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:52Z","timestamp":1633914052000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5443645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":42,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2044818","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}