{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:52:45Z","timestamp":1742399565381},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tvlsi.2010.2044902","type":"journal-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T18:42:09Z","timestamp":1270665729000},"page":"1048-1061","source":"Crossref","is-referenced-by-count":42,"title":["Design Optimizations for Tiled Partially Reconfigurable Systems"],"prefix":"10.1109","volume":"19","author":[{"given":"Markus","family":"Koester","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Jens","family":"Hagemeyer","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"Ruckert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2006.17"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"ref13","first-page":"77","article-title":"Area fragmentation in reconfigurable operating systems","author":"handa","year":"2004","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303104"},{"key":"ref15","first-page":"1","article-title":"A self-adaptive on-line task placement algorithm for partially reconfigurable systems","author":"lu","year":"2008","journal-title":"Proc 22nd Ann Int Parallel Distrib Process Symp (IPDPS)RAW"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568523"},{"key":"ref17","first-page":"874","article-title":"Jroute: A run-time routing API for FPGA hardware","author":"keller","year":"2000","journal-title":"Proc 15th Int Parallel Distrib Process Symp (IPDPS)Workshops Parallel Distrib Process"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.13"},{"key":"ref19","first-page":"97","article-title":"XBI: A java-based interface to FPGA hardware","volume":"3526","author":"guccione","year":"1998","journal-title":"Proc SPIE Conf Configur Comput Technol Appl"},{"key":"ref28","author":"goldberg","year":"1989","journal-title":"Genetic Algorithms in Search Optimization and Machine Learning"},{"key":"ref4","year":"2002","journal-title":"Two flows for partial re-configuration Module based or small bit manipulations"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639446"},{"key":"ref3","first-page":"77","article-title":"The swappable logic unit: A paradigm for virtual hardware","author":"brebner","year":"1997","journal-title":"Proc 5th IEEE Symp FPGA-Based Custom Comput Mach (FCCM)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915093"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629982"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515724"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/11523277_30"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090806"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/367860"},{"key":"ref1","first-page":"238","article-title":"Design of homogeneous communication infrastructures for partially reconfigurable FPGAs","author":"hagemeyer","year":"2007","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms (ERSA)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380744"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380705"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639449"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.51"},{"key":"ref23","first-page":"403","article-title":"REPLICA2Pro: Task relocation by bitstream manipulation in Virtex-II\/Pro FPGAs","author":"kalte","year":"2006","journal-title":"Proc ACM Int Conf Comput Frontiers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380668"},{"key":"ref25","first-page":"795","article-title":"Interconnection networks enable fine-grain dynamic multi-tasking on FPGAs","author":"marescaux","year":"2002","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5772207\/05443679.pdf?arnumber=5443679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:47Z","timestamp":1633914047000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5443679\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":29,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2044902","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}