{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:47:28Z","timestamp":1761662848115},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tvlsi.2010.2046505","type":"journal-article","created":{"date-parts":[[2010,4,30]],"date-time":"2010-04-30T18:45:07Z","timestamp":1272653107000},"page":"1147-1153","source":"Crossref","is-referenced-by-count":37,"title":["Delay-Based Dual-Rail Precharge Logic"],"prefix":"10.1109","volume":"19","author":[{"given":"Marco","family":"Bucci","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Giancane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimondo","family":"Luzzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"481","article-title":"A power consumption randomization countermeasure for DPA-resistant cryptographic processors","volume":"3254","author":"bucci","year":"2004","journal-title":"Proc 15th Int Workshop Power Tim Model Opt Simulation (PATMOS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"ref12","first-page":"351","article-title":"Side-channel leakage of masked CMOS gates","volume":"3376","author":"mangard","year":"2005","journal-title":"Proc Cryptographers Track-RSA Conf (CT-RSA)"},{"key":"ref13","first-page":"157","article-title":"Successfully attacking masked AES hardware implementations","volume":"3659","author":"mangard","year":"2005","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref14","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref16","first-page":"282","article-title":"Improving the security of dual-rail circuits","volume":"3156","author":"sokolov","year":"2004","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1007\/1-4020-8147-2_10","article-title":"Place and route for secure standard cell design","author":"tiri","year":"2004","journal-title":"Proc IFIP Smart Card Research and Advanced Application Conf (CARDIS)"},{"key":"ref18","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPA-resistance without routing constraints","volume":"3659","author":"popp","year":"2005","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693234"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_20"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1007\/3-540-48059-5_25","article-title":"Resistance against differential power analysis for elliptic curve cryptosystems","volume":"1717","author":"coron","year":"1999","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253591"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218775"},{"key":"ref8","first-page":"71","article-title":"Protecting smart cards from passive power analysis with detached power supplies","volume":"1965","author":"shamir","year":"2000","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref1","first-page":"388","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Proc Adv Cryptology (Crypto)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040385"},{"key":"ref20","first-page":"81","article-title":"Evaluation of the masked logic style MDPL on a prototype chip","volume":"4727","author":"popp","year":"2007","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559043"},{"key":"ref21","first-page":"232","article-title":"Three-phase dual-rail pre-charge logic","volume":"4249","author":"bucci","year":"2006","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref23","author":"anderson","year":"1998","journal-title":"Serpent A proposal for the advanced encryption standard"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5929024\/05453004.pdf?arnumber=5453004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:01:12Z","timestamp":1633914072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5453004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":23,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2046505","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}