{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:25:32Z","timestamp":1774967132976,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tvlsi.2010.2047954","type":"journal-article","created":{"date-parts":[[2010,4,30]],"date-time":"2010-04-30T18:50:09Z","timestamp":1272653409000},"page":"1315-1319","source":"Crossref","is-referenced-by-count":84,"title":["Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS"],"prefix":"10.1109","volume":"19","author":[{"given":"Sheng","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.814322"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.49"},{"key":"ref12","year":"2009","journal-title":"The MOSIS Service"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.58286"},{"key":"ref14","year":"2007","journal-title":"Berkeley predictive technology model"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.10"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831449"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.1993.316519"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271074"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241499"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.60"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.805402"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref9","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits A Design Perspective"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5929024\/05454337.pdf?arnumber=5454337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:08Z","timestamp":1633913048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5454337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":16,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2047954","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}