{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T06:54:50Z","timestamp":1769928890948,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tvlsi.2010.2049387","type":"journal-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:40:03Z","timestamp":1275057603000},"page":"1218-1228","source":"Crossref","is-referenced-by-count":19,"title":["A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit"],"prefix":"10.1109","volume":"19","author":[{"given":"Kuo-Hsing","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Wei","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Hsiang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jen-Chieh","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1461","DOI":"10.1109\/TVLSI.2008.2004591","article-title":"A low-jitter open-loop all-digital clock generator with two-cycle lock-time","volume":"17","author":"kim","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.293119"},{"key":"ref13","year":"2009","journal-title":"HSPICE User Guide Ver C-2009 03"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.748189"},{"key":"ref3","first-page":"671","article-title":"Low power clock generator based on an area-reduced interleaved synchronous mirror delay scheme","volume":"3","author":"sung","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.753681"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835816"},{"key":"ref8","first-page":"283","article-title":"Arbitrary duty cycle synchronous mirror delay circuits design","author":"cheng","year":"2006","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827800"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623831"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20080622"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5929024\/05471066.pdf?arnumber=5471066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:14Z","timestamp":1633913114000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5471066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":14,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2049387","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}