{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:09Z","timestamp":1763466489037},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tvlsi.2010.2049389","type":"journal-article","created":{"date-parts":[[2010,6,16]],"date-time":"2010-06-16T21:14:50Z","timestamp":1276722890000},"page":"1368-1379","source":"Crossref","is-referenced-by-count":11,"title":["Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement"],"prefix":"10.1109","volume":"19","author":[{"given":"Somnath","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref32","year":"0","journal-title":"Digital open source hardware"},{"key":"ref31","year":"0","journal-title":"Hotspot 2 0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1033"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1007\/11935070_14","article-title":"Bitslice implementation of AES","volume":"4301","author":"rebeiro","year":"2006","journal-title":"Lecture Notes in Computer Science"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824307"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/92.931228","article-title":"A reconfigurable multifunction computing cache architecture","volume":"9","author":"kim","year":"2001","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref13","year":"0","journal-title":"SPEC 2000 Benchmarks"},{"key":"ref14","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref15","first-page":"43","author":"neumann","year":"1956","journal-title":"Automata Studies"},{"key":"ref16","first-page":"953","article-title":"On the representation of continuous functions of many variables by superposition of continuous functions of one variable and addition","author":"kolmogorov","year":"1957","journal-title":"Dokl Acad Nauk SSSR"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.784093"},{"key":"ref19","first-page":"495","article-title":"A time-multiplexed FPGA architecture for logic evaluation","author":"jones","year":"1995","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref3","first-page":"582","article-title":"TACO: Temperature aware clock-tree optimization","author":"minsik","year":"2005","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref29","author":"hennessy","year":"2002","journal-title":"The Morgan Kaufmann Series in Computer Architecture and Design"},{"key":"ref5","article-title":"Reducing power density through activity migration","author":"asanovic","year":"2003","journal-title":"Int Symp Low Power Electron Des"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.475134"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.53588"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref9","year":"0","journal-title":"SimpleScalar toolset"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5869-1_22"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.40"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"ref23","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961215\/05483140.pdf?arnumber=5483140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:31Z","timestamp":1633913131000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5483140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":35,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2049389","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}