{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T22:29:48Z","timestamp":1769207388292,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tvlsi.2010.2050500","type":"journal-article","created":{"date-parts":[[2010,6,16]],"date-time":"2010-06-16T21:14:50Z","timestamp":1276722890000},"page":"1394-1406","source":"Crossref","is-referenced-by-count":39,"title":["A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating"],"prefix":"10.1109","volume":"19","author":[{"given":"Shota","family":"Ishihara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hariyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michitaka","family":"Kameyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"145","article-title":"An asynchronous field-programmable VLSI using LEDR\/4-phase-dual-rail protocol converters","author":"ishihara","year":"2009","journal-title":"Proc Int Conf Eng Reconfig Syst Algorithms (ERSA)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243931"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852039"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref37","author":"smith","year":"1988","journal-title":"Serial-Data Computation"},{"key":"ref36","author":"gajski","year":"1985","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.779977"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1145\/74382.74394","article-title":"architectural partitioning for system level design","author":"lagnese","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref10","first-page":"430","article-title":"A low-power field-programmable VLSI based on a fine-grained power-gating scheme","author":"hariyama","year":"2008","journal-title":"Proc IEEE Int Midw Symp Circuits Syst (MWSCAS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050500"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1080\/002072198134823","article-title":"PGA-STC: Programmable gate array for implementing self-timed circuits","volume":"84","author":"maheswaran","year":"1998","journal-title":"Int J Electron"},{"key":"ref13","first-page":"21","article-title":"Self-timed FPGA systems","author":"payne","year":"1995","journal-title":"Proc Int Workshop Field Program Logic Appl"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.88"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320939"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425710"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.9.1419"},{"key":"ref18","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc Univ California\/Santa Cruz Conf Adv Res VLSI"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508136"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016881"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/DSD.2006.32","article-title":"Clock-gating in FPGAs: A novel and comparative evaluation","author":"zhang","year":"2006","journal-title":"Proc IEEE Euromicro Conf Digital Syst Des"},{"key":"ref27","first-page":"1897","article-title":"Field-programmable VLSI based on a bit-serial fine-grain architecture","volume":"e87 c","author":"hariyama","year":"2004","journal-title":"IEICE Trans Electron"},{"key":"ref3","year":"2008","journal-title":"Synthesis and Simulation Design Guide"},{"key":"ref6","year":"2009","journal-title":"Spartan-3 FPGA Family Datasheet"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.4.517"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref8","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref7","year":"2009","journal-title":"Virtex-4 FPGA Family Datasheet"},{"key":"ref2","year":"2003","journal-title":"Gated clock conversion with Synplicity's synthesis products"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320938"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/313817.313920","article-title":"The design of a low energy FPGA","author":"george","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492743"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183545"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762360"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.39"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000730"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.22"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961215\/05483137.pdf?arnumber=5483137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T01:14:10Z","timestamp":1740186850000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5483137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2050500","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}