{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:26Z","timestamp":1759146326794},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tvlsi.2010.2050914","type":"journal-article","created":{"date-parts":[[2010,6,18]],"date-time":"2010-06-18T19:20:02Z","timestamp":1276888802000},"page":"1469-1480","source":"Crossref","is-referenced-by-count":11,"title":["Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph"],"prefix":"10.1109","volume":"19","author":[{"given":"Mohammad","family":"Hosseinabady","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Reza","family":"Kakoee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jimson","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dhiraj K.","family":"Pradhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MPPOI.1995.528639"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205158"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.21149"},{"key":"ref14","author":"reddy","year":"1980","journal-title":"Directed graphs with minimum diameter and maximal connectivity"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1995.395981"},{"key":"ref16","first-page":"33","article-title":"Multilayer VLSI layout for interconnection networks","author":"yeh","year":"2000","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212833"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364668"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888287"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.130"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278668"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPAN.2005.49"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.830355"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/net.3230180105"},{"key":"ref7","author":"collins","year":"1989","journal-title":"Wiring Viterbi decoders (splitting de-Bruijn graph)"},{"key":"ref2","first-page":"746","article-title":"Thousand core chips-a technology perspective","author":"borkae","year":"2007","journal-title":"Proc 42nd Ann Conf Des Autom (DAC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0095-8956(91)90084-W"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.10"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1142\/S0219265907002016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/B:AURC.0000049885.17948.6e"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392777"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403705"},{"key":"ref26","author":"berkelaar","year":"1997","journal-title":"lp_solve A Mixed Integer Linear Program Solver"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1145\/1391469.1391582","article-title":"binary de bruijn on-chip network for a flexible multiprocessor ldpc decoder","author":"moussa","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961215\/05484455.pdf?arnumber=5484455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:01Z","timestamp":1633913161000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5484455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2050914","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}