{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:28:16Z","timestamp":1747805296124},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tvlsi.2010.2051466","type":"journal-article","created":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T14:59:24Z","timestamp":1277996364000},"page":"1346-1356","source":"Crossref","is-referenced-by-count":16,"title":["Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias"],"prefix":"10.1109","volume":"19","author":[{"given":"Yung-Fa","family":"Chou","sequence":"first","affiliation":[]},{"given":"Ding-Ming","family":"Kwai","sequence":"additional","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-46547-2"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"ref30","year":"2005","journal-title":"TSMC's electrical fuse IP"},{"key":"ref10","first-page":"50","article-title":"Through silicon via technology: The ultimate market for 3D interconnect","author":"garrou","year":"2008","journal-title":"TechSearch Int"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007458"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2009.19"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306602"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306600"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2007.4469830"},{"key":"ref17","first-page":"853","article-title":"Reliability tests for a three-dimensional chip stacking structure with through silicon via connections and low cost","author":"kuo","year":"2008","journal-title":"Proc 58th Elec Compon Technol Conf"},{"key":"ref18","first-page":"11","article-title":"High throughput low CoO industrial laser drilling tool","volume":"30","author":"rodin","year":"2008","journal-title":"EuroAsia Semiconductor"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090340"},{"key":"ref28","first-page":"121","article-title":"45 nm design for manufacturing","volume":"12","author":"web","year":"2008","journal-title":"Intel Tech J"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.28"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2004.1321672"},{"key":"ref3","first-page":"31","article-title":"Nanoelectronics in retrospect, prospect and principle","author":"meindl","year":"2010","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550031"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"ref5","first-page":"70","article-title":"TSV and 3D wafer bonding technologies for advanced stacking system and application at ITRI","author":"lo","year":"2009","journal-title":"Dig Tech Papers Symp VLSI Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550031"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696029"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977515"},{"key":"ref22","first-page":"752003-01","article-title":"3D integration opportunities, issues, and solutions: A designer's perspective","volume":"7520","author":"kwai","year":"2009","journal-title":"Proc SPIE Lithography Asia"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550028"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011910"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1994.282681"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751865"},{"key":"ref25","first-page":"130","article-title":"8 Gb 3D DDR3 DRAM using through-silicon-via technology","author":"kang","year":"2009","journal-title":"Dig Tech Papers Int Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961215\/05497215.pdf?arnumber=5497215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:02Z","timestamp":1633913162000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5497215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":32,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2051466","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}