{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T23:16:12Z","timestamp":1769728572594,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tvlsi.2010.2051569","type":"journal-article","created":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T14:59:24Z","timestamp":1277996364000},"page":"1583-1596","source":"Crossref","is-referenced-by-count":16,"title":["Design and Characterization of a Multilevel DRAM"],"prefix":"10.1109","volume":"19","author":[{"given":"John C.","family":"Koob","sequence":"first","affiliation":[]},{"given":"Sue Ann","family":"Ung","sequence":"additional","affiliation":[]},{"given":"Bruce F.","family":"Cockburn","sequence":"additional","affiliation":[]},{"given":"Duncan G.","family":"Elliott","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859016"},{"key":"ref10","first-page":"323","article-title":"Technology for sub-50nm DRAM and NAND flash manufacturing","author":"kim","year":"2005","journal-title":"IEEE Int Electron Devices Meet Tech Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.14"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.12"},{"key":"ref14","first-page":"93","article-title":"An empirical evaluation of file memory as a disk cache","author":"koob","year":"2006","journal-title":"Proc IEEE Workshop Memory Perform Issues"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339686"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.82"},{"key":"ref17","author":"ung","year":"2004","journal-title":"Design and evaluation of a variable-capacity multilevel DRAM test chip"},{"key":"ref18","first-page":"117","article-title":"Fault modeling and pattern-sensitivity testing for a multilevel DRAM","author":"redeker","year":"2002","journal-title":"Proc Int Workshop Memory Technol Des and Test"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2005.8"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.568829"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842890"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.165390"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.18599"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.641695"},{"key":"ref8","author":"birk","year":"1999","journal-title":"Evaluation design and implementation of multilevel DRAM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.508424"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2008.4785691"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.705361"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref20","author":"itoh","year":"2007","journal-title":"Ultra-Low Voltage Nano-Scale Memories"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1999.782690"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2004.1347589"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118448"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920676"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/BF00972517"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1991.0029"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961802\/05492301.pdf?arnumber=5492301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:03Z","timestamp":1633913163000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5492301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2051569","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}