{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T21:20:50Z","timestamp":1780608050382,"version":"3.54.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tvlsi.2010.2054119","type":"journal-article","created":{"date-parts":[[2010,8,5]],"date-time":"2010-08-05T00:39:14Z","timestamp":1280968754000},"page":"1458-1468","source":"Crossref","is-referenced-by-count":38,"title":["Shielding Methodologies in the Presence of Power\/Ground Noise"],"prefix":"10.1109","volume":"19","author":[{"given":"Sel\u00e7uk","family":"Kose","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(00)00005-5"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref31","author":"bakoglu","year":"1990","journal-title":"Circuit Interconnections and Packaging for VLSI"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.131"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106807"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"470","DOI":"10.1147\/rd.165.0470","article-title":"Inductance calculations in a complex integrated circuit environment","volume":"16","author":"ruehli","year":"1972","journal-title":"IBM J Res Developm"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/66.827350","article-title":"modeling of interconnect capacitance, delay, and crosstalk in vlsi","volume":"13","author":"wong","year":"2000","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/589411.589431"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855974"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/6144.774752"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810785"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008255029409"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016614"},{"key":"ref16","first-page":"731","article-title":"RLC signal integrity analysis of high-speed global interconnects","author":"huang","year":"2000","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.945311"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842801"},{"key":"ref4","first-page":"529","article-title":"Effects of shield insertion on reducing crosstalk noise between coupled interconnects","volume":"2","author":"zhang","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836736"},{"key":"ref27","year":"2007","journal-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264721"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183442"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411168"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011911"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362457"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878223"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/505329.505331"},{"key":"ref20","year":"0","journal-title":"IBM electromagnetic field solver suite tools"},{"key":"ref22","first-page":"57","article-title":"A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex> <\/formula> SRAM cell","author":"bai","year":"2004","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref21","year":"2005","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref24","first-page":"1","article-title":"A 32 nm logic technology featuring 2nd- generation high-k <formula formulatype=\"inline\"><tex Notation=\"TeX\">$+$<\/tex><\/formula> metal-gate transistors, enhanced channel strain and 0.171 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex> <\/formula> SRAM cell size in a 291 Mb array","author":"natarajan","year":"2008","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref23","first-page":"247","article-title":"A 45 nm logic technology with high-k <formula formulatype=\"inline\"><tex Notation=\"TeX\">$+$<\/tex><\/formula> metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71601-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800533"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961215\/05535241.pdf?arnumber=5535241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T14:44:37Z","timestamp":1640270677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5535241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":36,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2054119","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}