{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,24]],"date-time":"2026-10-24T19:06:31Z","timestamp":1792868791306,"version":"4.5.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tvlsi.2010.2055169","type":"journal-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:38:40Z","timestamp":1289421520000},"page":"1727-1730","source":"Crossref","is-referenced-by-count":55,"title":["A Read-Disturb-Free, Differential Sensing 1R\/1W Port, 8T Bitcell Array"],"prefix":"10.1109","volume":"19","author":[{"given":"Jaydeep P.","family":"Kulkarni","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashish","family":"Goel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patrick","family":"Ndai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567275"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897161"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref8","first-page":"65","article-title":"A functional 0.69 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> embedded 6T-SRAM bit cell for 65 nm CMOS platform","author":"arnaud","year":"2003","journal-title":"Proc VLSI Technol Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref2","first-page":"89","author":"verma","year":"2010","journal-title":"Ultra Low Voltage SRAM Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639732"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911356"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961802\/05613972.pdf?arnumber=5613972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:43Z","timestamp":1633913203000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5613972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":11,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2055169","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}