{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T05:24:56Z","timestamp":1740374696440,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tvlsi.2010.2055908","type":"journal-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T19:29:39Z","timestamp":1281468579000},"page":"1681-1694","source":"Crossref","is-referenced-by-count":8,"title":["Energy-Efficient Trace Reuse Cache for Embedded Processors"],"prefix":"10.1109","volume":"19","author":[{"given":"Yi-Ying","family":"Tsai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/PACT.2000.888334","article-title":"The dynamic trace memorization reuse technique","author":"da costa","year":"2000","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744323"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796503"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICAPP.2002.1173575"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.752652"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106793"},{"journal-title":"Selective trace cache A low power and high performance fetch mechanism","year":"2002","author":"hu","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183363"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.822560"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808570"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"ref19","first-page":"68","article-title":"Design of a predictive filter cache for energy savings in high performance processor architectures","author":"tang","year":"2001","journal-title":"Proc Int Conf Comput Des"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2005","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20041101"},{"key":"ref27","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE 4th Annu Workshop Workload Characterization"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2006.300808"},{"journal-title":"Cortex-r4 A mid-range processor for deeply-embedded applications","year":"2006","author":"penton","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067924"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1145\/223982.224444","article-title":"Optimization of instruction fetch mechanisms for high issue rates","author":"conte","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145016"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2006","author":"hennessy","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765954"},{"journal-title":"Combining Branch Predictors","year":"1993","author":"mcfarling","key":"ref1"},{"key":"ref20","first-page":"443","article-title":"Power savings in embedded processors through decode filter cache","author":"tang","year":"2002","journal-title":"Proc Des Automat Test Eur Conf Exhibition"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824298"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152185"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"journal-title":"CACTI 5 1","year":"2006","author":"thoziyoor","key":"ref26"},{"journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model","year":"2009","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5961802\/05545496.pdf?arnumber=5545496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T02:27:56Z","timestamp":1740364076000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5545496\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2055908","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}