{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:17:22Z","timestamp":1694639842165},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tvlsi.2010.2056397","type":"journal-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T19:29:39Z","timestamp":1281468579000},"page":"1916-1921","source":"Crossref","is-referenced-by-count":8,"title":["Embedded Memories Fault-Tolerant Pre- and Post-Silicon Optimization"],"prefix":"10.1109","volume":"19","author":[{"given":"Amin","family":"Khajeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed M.","family":"Eltawil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2008","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320839"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(98)00053-5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909792"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906995"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1999.799444"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347820"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.773"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774678"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VETECS.2007.535"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref1","year":"0","journal-title":"The International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref9","first-page":"116","article-title":"Optimal body bias selection for leakage improvementand process compensation over different technology generations","author":"neau","year":"2003","journal-title":"Proc ISLPED"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5978256\/05545491.pdf?arnumber=5545491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:00Z","timestamp":1633913220000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5545491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2056397","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}