{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T05:15:06Z","timestamp":1778390106805,"version":"3.51.4"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tvlsi.2010.2056711","type":"journal-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T19:29:39Z","timestamp":1281468579000},"page":"1902-1907","source":"Crossref","is-referenced-by-count":12,"title":["Analysis and Techniques for Mitigating Interference From Power\/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for Low-Power 3-D System Integration"],"prefix":"10.1109","volume":"19","author":[{"given":"Kiichi","family":"Niitsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasufumi","family":"Sugimori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshinori","family":"Kohama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Osada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naohiko","family":"Irie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"480","article-title":"An inductive-coupling link for 3D integration of a 90 nm CMOS processor and a 65 nm CMOS SRAM","author":"niitsu","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914762"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425749"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858625"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346590"},{"key":"ref2","first-page":"140","article-title":"A 160 Gb\/s interface design configuration for multichip LSI","author":"ezaki","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5978256\/05545493.pdf?arnumber=5545493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:57Z","timestamp":1633913217000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5545493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":7,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2056711","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}