{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T04:55:26Z","timestamp":1768452926185,"version":"3.49.0"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tvlsi.2010.2058873","type":"journal-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T14:45:43Z","timestamp":1282661143000},"page":"1884-1897","source":"Crossref","is-referenced-by-count":119,"title":["Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs"],"prefix":"10.1109","volume":"19","author":[{"given":"Thidapat","family":"Chantem","sequence":"first","affiliation":[]},{"given":"X. Sharon","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Robert P.","family":"Dick","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1145\/1080695.1070013","article-title":"Exploiting structural duplication for lifetime reliability enhancement","author":"srinivasan","year":"2005","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681627"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289925"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450196"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243741"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/71.207593"},{"key":"ref36","author":"serway","year":"1990","journal-title":"Physics for Scientists & Engineers With Modern Physics"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/11802167_9"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271852"},{"key":"ref10","year":"0","journal-title":"Embedded microprocessor benchmark consortium"},{"key":"ref40","author":"chantem","year":"2009","journal-title":"Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2002.1019203"},{"key":"ref12","first-page":"1","article-title":"Managing the impact of increasing microprocessor power consumption","volume":"5","author":"gunther","year":"2001","journal-title":"Intel Technol J"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681641"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391657"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1109\/TVLSI.2007.896916","article-title":"Thermal management of on-chip caches through power density minimization","volume":"15","author":"ku","year":"2007","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(81)90066-1"},{"key":"ref18","first-page":"309","article-title":"Simultaneous task allocation, scheduling and voltage assignment for multiple-processors-core systems using mixed integer nonlinear programming","author":"leung","year":"2003","journal-title":"Prof IEEE Int Symp Circuits Syst"},{"key":"ref19","first-page":"71","article-title":"Performance, energy, and thermal considerations for SMT and CMP architectures","author":"li","year":"2005","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref28","year":"2010","journal-title":"Orion 2 0 A power-performance simulator for interconnection networks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2007.21"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011589"},{"key":"ref3","author":"borkar","year":"2005","journal-title":"Platform 2015 Intel processor and platform evolution for the next decade"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391693"},{"key":"ref29","year":"2009","journal-title":"P4040 QorIQ embedded multicore processor"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.30"},{"key":"ref8","author":"de micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.2004.24"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681639"},{"key":"ref46","first-page":"83","article-title":"Probabilistic performance estimation for real-time embedded systems","author":"zhou","year":"1999","journal-title":"Proc Int Workshop Timing Issues Specification Synth Digit Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176285"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-9760-y"},{"key":"ref22","author":"liu","year":"2000","journal-title":"Real-Time Systems"},{"key":"ref21","first-page":"625","article-title":"Thermal trends in emerging technologies","author":"link","year":"2006","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref42","first-page":"1","article-title":"Thermal performance challenges from silicon to systems","volume":"4","author":"viswanath","year":"2000","journal-title":"Intel Technol J"},{"key":"ref24","article-title":"Intel dual-core FAQ","author":"milchman","year":"2006","journal-title":"Wired News"},{"key":"ref41","first-page":"117","article-title":"Three-dimensional multi-processor system-on-chip thermal optimization","author":"sun","year":"2007","journal-title":"Proc Int Conf Hardw \/Softw Co-Design Syst Synth"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364517"},{"key":"ref44","year":"2006","journal-title":"Xbox360 Xenon"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484766"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2006.16"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065633"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5978256\/05551266.pdf?arnumber=5551266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:07Z","timestamp":1633913047000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5551266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":46,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2058873","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}