{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T00:19:07Z","timestamp":1648685947412},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tvlsi.2010.2060502","type":"journal-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T17:42:52Z","timestamp":1282671772000},"page":"1861-1873","source":"Crossref","is-referenced-by-count":1,"title":["On the Use of Simple Electrical Circuit Techniques for Performance Modeling and Optimization in VLSI Systems"],"prefix":"10.1109","volume":"19","author":[{"given":"G.","family":"Hazari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","author":"kasture","year":"2006","journal-title":"A memory subsystem simulator for SoC applications"},{"key":"ref33","author":"balabanian","year":"1969","journal-title":"Electrical Network Theory"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0171-0"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1007\/11823285_12","author":"varbanescu","year":"2006","journal-title":"Euro-Par 2006 Parallel Processing"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1561\/1000000011"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.45"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.118"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745144"},{"key":"ref34","author":"kliewer","year":"1998","journal-title":"Parallel simulated annealing library"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/977091.977115","article-title":"Reflections on the memory wall","author":"mckee","year":"2004","journal-title":"Proc 1st Conf Computing Frontiers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364669"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289822"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244066"},{"key":"ref16","author":"ahuja","year":"1993","journal-title":"Network Flows Theory Algorithms and Applications"},{"key":"ref17","author":"kleinrock","year":"1975","journal-title":"Queueing Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484688"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"ref28","first-page":"27","article-title":"Formal methods for system level performance analysis and optimization","volume":"13","author":"schliecker","year":"2009","journal-title":"Des Autom Embedded Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450156"},{"key":"ref3","first-page":"6","article-title":"The next generation of Intel IXP network processors","volume":"6","author":"adiletta","year":"2002","journal-title":"Intel Technol J"},{"key":"ref6","first-page":"746","article-title":"Thousand core chips—A technology perspective","author":"borkar","year":"2007","journal-title":"Proc 44th ACM IEEE Des Autom Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/S1389-1286(02)00454-1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref8","author":"micheli","year":"2006","journal-title":"Networks on Chip"},{"key":"ref7","first-page":"418","article-title":"Networks on chip: A new paradigm for systems on chip design","author":"micheli","year":"2002","journal-title":"Proc Des Autom Test Eur Conf Exhibition"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595630"},{"key":"ref1","author":"dennis","year":"1959","journal-title":"Mathematical Programming and Electrical Networks"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289857"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1287\/opre.36.5.733"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.32.7.890"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S0278-6125(99)80033-8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF01158638"},{"key":"ref26","first-page":"945","article-title":"Optimal routing in several deterministic queues with two service times","volume":"36","author":"gaujal","year":"2002","journal-title":"J Eur Syst Automat"},{"key":"ref25","first-page":"1","article-title":"Queueing-theoretic solution methods for models of parallel and distributed systems","author":"boxma","year":"1993","journal-title":"Proc 3rd QMIPS Workshop Perform Evaluation Parallel Distrib Syst Solution Methods"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5978256\/05556058.pdf?arnumber=5556058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:43Z","timestamp":1633913023000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5556058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":38,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2060502","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}