{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T00:16:46Z","timestamp":1720225006136},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tvlsi.2010.2060503","type":"journal-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T17:42:52Z","timestamp":1282671772000},"page":"1848-1860","source":"Crossref","is-referenced-by-count":23,"title":["A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation"],"prefix":"10.1109","volume":"19","author":[{"given":"Hassan","family":"Mostafa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342095"},{"key":"ref31","year":"2004","journal-title":"Designing clean analog PLL power supply in a mixed-signal environment"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280861"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945402"},{"key":"ref11","first-page":"270","article-title":"1.1 V 1 GHz communications routers with on-chip body bias in 150 nm CMOS","author":"narendra","year":"2002","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.98"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810339"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010399"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233507"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912137"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015112"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1109\/9780470547182","author":"liu","year":"2001","journal-title":"MOSFET Models for SPICE Simulation Including BSIM3v3 and BSIM4"},{"key":"ref28","first-page":"471","article-title":"Standby power reduction and SRAM cell optimization for 65 nm technology","author":"lakshminarayanan","year":"2009","journal-title":"Proc IEEE Int Symp Quality Electron Des (ISQED)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878226"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1109\/ICECS.1999.812286","article-title":"A new 5-parameter MOS transitors mismatch model","author":"gotarredona","year":"1999","journal-title":"Proc IEEE Int Conf Electron Circuits Syst (ICECS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844290"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873382"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915529"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref2","year":"2010","journal-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893626"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref21","author":"razavi","year":"2000","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464760"},{"key":"ref23","first-page":"1","article-title":"OTA-Based high frequency CMOS multiplier and squaring circuit","author":"hidayat","year":"2008","journal-title":"Proc Int Symp Intell Signal Process Commun Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856357"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIC-STH.2009.5444406"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5978256\/05556061.pdf?arnumber=5556061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:07Z","timestamp":1633913047000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5556061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2060503","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}