{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T17:13:27Z","timestamp":1693847607213},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tvlsi.2010.2062544","type":"journal-article","created":{"date-parts":[[2010,9,8]],"date-time":"2010-09-08T19:36:33Z","timestamp":1283974593000},"page":"1813-1822","source":"Crossref","is-referenced-by-count":3,"title":["Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design"],"prefix":"10.1109","volume":"19","author":[{"given":"Cathy Qun","family":"Xu","sequence":"first","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"359","article-title":"Energy costs of transporting switch control bits for a segmented bus","author":"heyrman","year":"2005","journal-title":"Proc ProRISC"},{"key":"ref11","author":"instruments","year":"2006","journal-title":"TMS320C6000 CPU and Instruction Set Reference Guide"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990331"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606606"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/92.678867"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.880026"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCSI.2007.913721","article-title":"Optimized address assignment with array and loop transformations for minimizing schedule length","volume":"55","author":"xue","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref6","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref29","first-page":"715","article-title":"Dspstone: A dsporiented benchmarking methodology","author":"zivojnovic","year":"1994","journal-title":"Proc Internal Conf Signal Process Appl Tech"},{"key":"ref5","first-page":"304","article-title":"Automatic high level synthesis of partitioned buses","author":"ewering","year":"1990","journal-title":"Proc ICCAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357982"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/28869.28874"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.748197"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118311"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.594829"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010941"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2007.4545456"},{"key":"ref21","first-page":"900","article-title":"A survey of techniques for energy efficient on-chip communication","volume":"2","author":"raghunathan","year":"2003","journal-title":"Proc DAC"},{"key":"ref24","author":"sriram","year":"2000","journal-title":"Embedded Multiprocessors Scheduling and Synchronization"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698780"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"4538","DOI":"10.1109\/TSP.2009.2024870","article-title":"Optimizing scheduling and inter-cluster connection for application specific dsp processors","volume":"57","author":"xu","year":"2009","journal-title":"IEEE Trans Signal Process"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5978256\/05565543.pdf?arnumber=5565543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:39Z","timestamp":1633913019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5565543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":29,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2062544","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}