{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T19:46:54Z","timestamp":1648669614996},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tvlsi.2010.2066995","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T19:23:03Z","timestamp":1285788183000},"page":"2067-2080","source":"Crossref","is-referenced-by-count":7,"title":["Dynamically Adaptive I-Cache Partitioning for Energy-Efficient Embedded Multitasking"],"prefix":"10.1109","volume":"19","author":[{"given":"Mathew","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 3"},{"key":"ref32","year":"2009","journal-title":"ARM920T Technical Reference Manual"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref30","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc Int Symp Comput Arch (ISCA)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289917"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349307"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594783"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871606"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086310"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061270"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.920821"},{"key":"ref19","first-page":"151","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"Proc High Perform Comput Archit (HPCA)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1274858.1274863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.06.001"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339685"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271823"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997184"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289926"},{"key":"ref9","first-page":"234","article-title":"A self-tuning configurable cache","author":"gordon-ross","year":"2007","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"ref1","year":"2004","journal-title":"Intel pxa27x processor family developer's manual"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2003.1262779"},{"key":"ref21","first-page":"147","article-title":"An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance i-caches","author":"powell","year":"2001","journal-title":"Proc Int Symp High Perform Comput Arch (HPCA)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980154"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1113830.1113836"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6017244\/05585852.pdf?arnumber=5585852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:40Z","timestamp":1633913140000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5585852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2066995","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}