{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:26Z","timestamp":1772724926825,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tvlsi.2010.2068064","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T19:23:03Z","timestamp":1285788183000},"page":"2045-2057","source":"Crossref","is-referenced-by-count":27,"title":["Reconfigurable Routers for Low Power and High Performance"],"prefix":"10.1109","volume":"19","author":[{"given":"D\u00e9bora","family":"Matos","sequence":"first","affiliation":[]},{"given":"Caroline","family":"Concatto","sequence":"additional","affiliation":[]},{"given":"M\u00e1rcio","family":"Kreutz","sequence":"additional","affiliation":[]},{"given":"Fernanda","family":"Kastensmidt","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]},{"given":"Altamiro","family":"Susin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2007.4400469"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380677"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.120"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref14","first-page":"256","article-title":"Configurable links for runtime adaptive on-chip communication","author":"al faruque","year":"2009","journal-title":"Proc 12th IEEE\/ACM Des Autom Test Euro (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"ref16","first-page":"333","article-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Proc 35th Ann Int Symp Microarch (MICRO)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244034"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269230"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.45"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231841"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150365"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176276"},{"key":"ref7","first-page":"524","article-title":"Analysis of power consumption on switch fabrics in network routers","author":"benini","year":"2002","journal-title":"Proc 39th Des Autom Conf (DAC)"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1535\/itj.1103.01","article-title":"Integration challenges and tradeoff for tera-scale architectures","volume":"11","author":"azimi","year":"2007","journal-title":"Intel Technol J"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2008.38"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2005.251770"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"2919","DOI":"10.1109\/TCAD.2006.882474","article-title":"System-level buffer allocation for application-specific networks-on-chip router design","volume":"25","author":"jingcao","year":"2006","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681628"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403676"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6017244\/05585851.pdf?arnumber=5585851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:41Z","timestamp":1633913141000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5585851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2068064","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}