{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:25:26Z","timestamp":1694640326668},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tvlsi.2010.2072794","type":"journal-article","created":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T19:03:08Z","timestamp":1285959788000},"page":"2058-2066","source":"Crossref","is-referenced-by-count":4,"title":["A 14-GHz AC-Coupled Clock Distribution Scheme With Phase Averaging Technique Using Single LC-VCO and Distributed Phase Interpolators"],"prefix":"10.1109","volume":"19","author":[{"given":"Kiichi","family":"Niitsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishal V.","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinmo","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"704","DOI":"10.1109\/92.953503","article-title":"Statistical skew modeling for general clock distribution networks in presence of process variations","volume":"9","author":"jiang","year":"2001","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","first-page":"180","article-title":"12 GHz low-area-overhead standing-wave clock distribution with inductively-loaded and coupled technique","author":"sasaki","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","first-page":"518","article-title":"A 9.5 GHz 6 ps-skew space-filing-curve clock distribution with 1.8 V full-swing standing-wave oscillators","author":"sasaki","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234369"},{"key":"ref14","first-page":"366","article-title":"On-chip multi-GHz clocking with transmission lines","author":"mizuno","year":"2001","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.962285"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.888940"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852820"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.910488"},{"key":"ref19","first-page":"204","article-title":"A single-chip gaussian monocycle pulse transmitter using 0.18-<ref_formula><tex Notation=\"TeX\">$\\mu$<\/tex> <\/ref_formula>m CMOS technology for intra\/interchip UWB communication","author":"saha","year":"2006","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977515"},{"key":"ref3","first-page":"480","article-title":"An inductive-coupling link for 3D integration of a 90 nm CMOS processor and a 65 nm CMOS SRAM","author":"niitsu","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref5","first-page":"448","article-title":"Two 10 Gb\/s\/pin low-power interconnect methods for 3D ICs","author":"gu","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref8","first-page":"16","article-title":"Implementation of the 65 nm cell broadband engine","author":"riley","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"ref2","first-page":"358","article-title":"A 40 Gb\/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems","author":"amamiya","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2002.1017680"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373359"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.509864"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e90-c.6.1274"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833663"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2072794"},{"key":"ref26","first-page":"156","article-title":"A 47 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 10 Gb\/s 1.4 mW\/(Gb\/s) parallel interface in 45 nm CMOS","author":"o'mahony","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6017244\/05590276.pdf?arnumber=5590276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:31Z","timestamp":1633913071000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5590276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2072794","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}