{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T15:46:33Z","timestamp":1764171993183},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tvlsi.2010.2073724","type":"journal-article","created":{"date-parts":[[2010,10,19]],"date-time":"2010-10-19T18:36:39Z","timestamp":1287513399000},"page":"2256-2266","source":"Crossref","is-referenced-by-count":34,"title":["Clock Distribution Networks in 3-D Integrated Systems"],"prefix":"10.1109","volume":"19","author":[{"given":"Vasilis F.","family":"Pavlidis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364459"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1145\/1366110.1366212","article-title":"Low-power clock distribution in a multilayer core 3D microprocessor","author":"arunachalam","year":"2008","journal-title":"Proc ACM Great Lakes Symp VLSI"},{"key":"ref13","year":"2006","journal-title":"MITLL Low-Power FDSOI CMOS Process Design Guide"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2002.1115009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71601-5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270271"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.365457"},{"key":"ref19","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912693"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.726547"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672170"},{"key":"ref5","year":"2008","journal-title":"3-D computer processor Rochester Cube points way to more powerful chip designs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437621"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2008.4656319"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref1","year":"1995","journal-title":"Clock Distribution Networks in VLSI Circuits and Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645676"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1986.26341"},{"key":"ref21","first-page":"388","article-title":"Fabrication of high aspect ratio 35 <ref_formula> <tex Notation=\"TeX\">$\\mu$<\/tex><\/ref_formula>m pitch interconnects for next generation 3-D wafer level packaging by through-wafer copper electroplating","author":"dixit","year":"2006","journal-title":"Proc IEEE Electron Compon and Technol Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1149\/1.1390894"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541535"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6059694\/05599895.pdf?arnumber=5599895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,12]],"date-time":"2021-11-12T03:08:17Z","timestamp":1636686497000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5599895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2073724","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}