{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T23:11:57Z","timestamp":1720134717465},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tvlsi.2010.2076841","type":"journal-article","created":{"date-parts":[[2010,10,20]],"date-time":"2010-10-20T14:09:48Z","timestamp":1287583788000},"page":"2195-2208","source":"Crossref","is-referenced-by-count":6,"title":["Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs)"],"prefix":"10.1109","volume":"19","author":[{"given":"Usman","family":"Ahmed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy G. F.","family":"Lemieux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"496","article-title":"High-performance routing at the nanometer scale","author":"roy","year":"2007","journal-title":"Proc IEEE Conf Computer-Aided Design"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630029"},{"key":"ref33","article-title":"The human ECO compiler","author":"golson","year":"2004","journal-title":"Proc Synopsys Users Group Conf"},{"key":"ref32","first-page":"7","year":"2007","journal-title":"Yield Enhancement"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12619"},{"key":"ref30","author":"hennessy","year":"2006","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055184"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref35","year":"2007","journal-title":"The advent of next generation lithography technologies in advanced semiconductor processing"},{"key":"ref34","author":"or-bach","year":"2005","journal-title":"Paradigm shift in ASIC technology In standard metal out standard cell"},{"key":"ref28","year":"0","journal-title":"ViASIC ViaMask and DuoMask"},{"key":"ref27","year":"0","journal-title":"Semiconductors"},{"key":"ref29","year":"0","journal-title":"ASAP Metal Programmable Cell Libraries"},{"key":"ref2","year":"2009","journal-title":"TSMC results fall in Q1 sees rebound"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/3.401208"},{"key":"ref20","year":"0","journal-title":"Altera HardCopy ASIC Series"},{"key":"ref22","year":"0","journal-title":"Chip-X CX6200 Structured ASIC Datasheet"},{"key":"ref21","year":"0","journal-title":"Tier Logic"},{"key":"ref24","year":"0","journal-title":"Fujitsu AccelArray"},{"key":"ref23","year":"0","journal-title":"Faraday Structured ASIC Technology"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981086"},{"key":"ref25","year":"0","journal-title":"LSI Logic Rapidchip Xtreme2"},{"key":"ref10","first-page":"552","article-title":"An integrated design flow for a via-configurable gate array","author":"ran","year":"2004","journal-title":"Proc Int Conf Comput Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884051"},{"key":"ref40","first-page":"59","article-title":"Track assignment: A desirable intermediate step between global routing and detailed routing","author":"batterywala","year":"2002","journal-title":"Proc IEEE Conf Computer-Aided Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884051"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/776028.776031"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268890"},{"key":"ref15","first-page":"204","article-title":"Routing architecture exploration for regular fabrics","author":"kheterpal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.78"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243745"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.4.509"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508137"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240929"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref6","year":"0","journal-title":"ASIC offerings"},{"key":"ref5","year":"0","journal-title":"Nextreme Structured ASIC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723157"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377654"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377689"},{"key":"ref9","first-page":"338","article-title":"The magic of a via-configurable regular fabric","author":"ran","year":"2004","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515759"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382607"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320013"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065770"},{"key":"ref42","year":"0","journal-title":"eASIC Placement Contest"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2005.08.003"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123053"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6059694\/05605284.pdf?arnumber=5605284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:13Z","timestamp":1633913173000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5605284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":49,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2076841","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}