{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T13:00:27Z","timestamp":1649077227001},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tvlsi.2010.2078526","type":"journal-article","created":{"date-parts":[[2010,10,19]],"date-time":"2010-10-19T18:36:39Z","timestamp":1287513399000},"page":"2335-2338","source":"Crossref","is-referenced-by-count":0,"title":["A Routing-Aware ILS Design Technique"],"prefix":"10.1109","volume":"19","author":[{"given":"Shibaji","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"Jimson","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Dhiraj K.","family":"Pradhan","sequence":"additional","affiliation":[]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011104"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403486"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450501"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998300"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041833"},{"key":"ref7","author":"west","year":"2005","journal-title":"Introduction to Graph Theory"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1793","DOI":"10.1109\/43.811328","article-title":"Broadcasting test patterns to multiple circuits","volume":"18","author":"lee","year":"1999","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1009155"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6059694\/05604348.pdf?arnumber=5604348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:45Z","timestamp":1633913145000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5604348\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":8,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2078526","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}