{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,31]],"date-time":"2026-07-31T06:33:00Z","timestamp":1785479580200,"version":"3.56.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tvlsi.2010.2081387","type":"journal-article","created":{"date-parts":[[2010,11,5]],"date-time":"2010-11-05T19:09:56Z","timestamp":1288984196000},"page":"2326-2330","source":"Crossref","is-referenced-by-count":60,"title":["Low Cost Hardware Implementation of Logarithm Approximation"],"prefix":"10.1109","volume":"19","author":[{"given":"R.","family":"Gutierrez","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Valls","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"1986","journal-title":"Floating Point\/Logarithmic Conversion Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003481"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.795125"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1987.304914"},{"key":"ref15","first-page":"1","article-title":"The symmetric table addition method for accurate function approximation","volume":"11","author":"shulte","year":"1999","journal-title":"J VLSI Signal Process"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.273153"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref3","first-page":"109","article-title":"High-Radix Logarithm with selection by rounding: Algorithm and Implementation","author":"piero","year":"2005","journal-title":"J VLSI Signal Process"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/T-C.1970.222874","article-title":"generation of products and quotients using approximate binary logarithms for digital filtering applications","volume":"c 19","author":"hall","year":"1970","journal-title":"IEEE Transactions on Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264080"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228517"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867287"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.295858"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224307"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2035270"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6059694\/05608540.pdf?arnumber=5608540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:47Z","timestamp":1633913267000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5608540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":16,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2081387","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}