{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:38:48Z","timestamp":1774964328446,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tvlsi.2010.2088143","type":"journal-article","created":{"date-parts":[[2010,11,23]],"date-time":"2010-11-23T21:02:45Z","timestamp":1290546165000},"page":"181-186","source":"Crossref","is-referenced-by-count":94,"title":["A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM)"],"prefix":"10.1109","volume":"20","author":[{"given":"Jisu","family":"Kim","sequence":"first","affiliation":[]},{"given":"Kyungho","family":"Ryu","sequence":"additional","affiliation":[]},{"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339706"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825251"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418898"},{"key":"ref5","article-title":"Toggle and spin torque: MRAM at everspin technologies","author":"rizzo","year":"2010","journal-title":"Proc Non-Volatile Memories Workshop"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuit Syst II"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842856"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511164"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234301"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6099858\/05640700.pdf?arnumber=5640700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:20Z","timestamp":1633909640000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5640700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2088143","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}