{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T06:28:35Z","timestamp":1773988115622,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tvlsi.2010.2089071","type":"journal-article","created":{"date-parts":[[2010,11,23]],"date-time":"2010-11-23T21:02:45Z","timestamp":1290546165000},"page":"126-134","source":"Crossref","is-referenced-by-count":64,"title":["A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores"],"prefix":"10.1109","volume":"20","author":[{"given":"Geng-Ming","family":"Chiu","sequence":"first","affiliation":[]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.107201"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966796"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862745"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/OLT.2004.1319691","article-title":"Scan design and secure chip","author":"hely","year":"2004","journal-title":"Proc Int On-Line Test Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.42"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.89"},{"key":"ref16","first-page":"461","article-title":"Effects of embedded decompression and compaction architecture on side-channel attack resistance","author":"liu","year":"2007","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref17","year":"0","journal-title":"IEEE Computer Society IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits"},{"key":"ref18","first-page":"31","author":"daemen","year":"2002","journal-title":"The Design of Rijndael AES The Advanced Encryption Standard"},{"key":"ref19","author":"biryukov","year":"0","journal-title":"Related-Key Cryptanalysis of the Full AES-192 and AES-256"},{"key":"ref4","article-title":"Scan design called portal for hackers","author":"goering","year":"2004","journal-title":"EE Times"},{"key":"ref3","author":"tiri","year":"2005","journal-title":"Design for side-channel attack resistant security ICs"},{"key":"ref6","first-page":"1","article-title":"IEEE 1500-compatible secure test wrapper for embedded IP cores","author":"chiu","year":"2008","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387422"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.58"},{"key":"ref2","year":"2010","journal-title":"Secure Integrated Circuits and Systems"},{"key":"ref9","first-page":"9","article-title":"Design principle for tamper resistant smartcard processors","author":"kommerling","year":"1999","journal-title":"Proc USENIX Workshop Smartcard Technology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.188"},{"key":"ref20","author":"zhou","year":"2005","journal-title":"Side channel attacks Ten years after its publication and the impacts on cryptographic module security testing"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/BFb0052259","article-title":"Differential fault analysis of secret key cryptosystems","volume":"1294","author":"biham","year":"1997","journal-title":"Lecture Notes in Computer Science"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0055858"},{"key":"ref24","author":"berlekamp","year":"1968","journal-title":"Algorithmic Coding Theory"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260985"},{"key":"ref25","volume":"5747","author":"canniere","year":"2009","journal-title":"Lecture Notes in Computer Science Cryptographic Hardware and Embedded Systems"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6099858\/05639073.pdf?arnumber=5639073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:18Z","timestamp":1633909638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5639073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2089071","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}