{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T20:35:26Z","timestamp":1775334926239,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tvlsi.2010.2089072","type":"journal-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T18:22:47Z","timestamp":1292350967000},"page":"98-111","source":"Crossref","is-referenced-by-count":70,"title":["Reliability Modeling and Management of Nanophotonic On-Chip Networks"],"prefix":"10.1109","volume":"20","author":[{"given":"Zheng","family":"Li","sequence":"first","affiliation":[]},{"given":"Moustafa","family":"Mohamed","sequence":"additional","affiliation":[]},{"given":"Xi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Dudley","sequence":"additional","affiliation":[]},{"given":"Ke","family":"Meng","sequence":"additional","affiliation":[]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[]},{"given":"Alan R.","family":"Mickelson","sequence":"additional","affiliation":[]},{"given":"Russ","family":"Joseph","sequence":"additional","affiliation":[]},{"given":"Manish","family":"Vachharajani","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Schwartz","sequence":"additional","affiliation":[]},{"given":"Yihe","family":"Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"7","article-title":"The SUN fireplane system interconnect","author":"charlesworth","year":"2001","journal-title":"Proc Supercomput Conf"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref33","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref31","first-page":"866","article-title":"The compatibility analysis of thread migration and DVFS in multi-core processor","author":"oh","year":"2010","journal-title":"Proc IEEE Int Symp Quality Electron Des"},{"key":"ref30","first-page":"314","article-title":"A hybrid local-global approach for multicore thermal management","author":"jayaseelan","year":"2009","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/MDT.2010.75","article-title":"Global on-chip coordination at light speed","volume":"27","author":"li","year":"2010","journal-title":"IEEE Des Test of Comput"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594305"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882589"},{"key":"ref10","author":"popovic","year":"2008","journal-title":"Theory and Design of High-Index-Contrast Microphotonic Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/lpor.200900033"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/ma3031782"},{"key":"ref13","year":"0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1364\/OL.33.002185"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"2247","DOI":"10.1364\/OE.17.002247","article-title":"Design and demonstration of compact, wide bandwidth coupled-resonator filters on a siliconon-insulator platform","volume":"17","author":"li","year":"2009","journal-title":"Opt Express"},{"key":"ref16","author":"saleh","year":"2007","journal-title":"Fundamentals of Photonics"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/0471221147"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.1435801"},{"key":"ref19","author":"popovic","year":"2008","journal-title":"Theory and Design of High-Index-Contrast Microphotonic Circuits"},{"key":"ref28","first-page":"102","article-title":"The implementation of power7tm: A highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"2010","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071460"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0733"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531607"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1364\/OL.29.002584"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.000430"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/GROUP4.2008.4638077"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911057"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CLEO.2008.4551466"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017428"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1364\/OE.18.003487"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/TCAD.2008.925793","article-title":"Three-dimensional chip-multiprocessor run-time thermal management","volume":"27","author":"zhu","year":"2008","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JQE.1987.1073206"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229219"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6099858\/05664817.pdf?arnumber=5664817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:18Z","timestamp":1633909638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5664817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2089072","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}