{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:54:39Z","timestamp":1773194079338,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tvlsi.2010.2090543","type":"journal-article","created":{"date-parts":[[2010,12,10]],"date-time":"2010-12-10T15:33:55Z","timestamp":1291995235000},"page":"52-65","source":"Crossref","is-referenced-by-count":34,"title":["FISH: Fast Instruction SyntHesis for Custom Processors"],"prefix":"10.1109","volume":"20","author":[{"given":"Kubilay","family":"Atasu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oskar","family":"Mencer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Can","family":"Ozturan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G\u00fcnhan","family":"Dundar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.06.003"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364611"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269027"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850844"},{"key":"ref37","author":"atasu","year":"2007","journal-title":"Hardware\/software partitioning for custom instruction processors"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1145\/1278480.1278678","article-title":"rispp: rotating instruction set processing platform","author":"bauer","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref34","first-page":"545","article-title":"Run-time adaptive flexible instruction processors","author":"seng","year":"2002","journal-title":"Proc FPL"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629402"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2009.167"},{"key":"ref29","first-page":"729","article-title":"Introduction of local memory elements in instruction set extensions","author":"biswas","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/301177.301187"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1231200"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISHLS.1994.302348"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968608"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.191"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822133"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483970"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243972"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380659"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883915"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/967900.968073"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92248-3_19"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084880"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364657"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.40"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289905"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915536"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580145"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref3","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref6","first-page":"256","article-title":"Automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"Proc 40th DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.57"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1509288.1509294"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858269"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826546"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996819"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"811","DOI":"10.1145\/1278480.1278682","article-title":"design methodology for pipelined heterogeneous multiprocessor system","author":"seng lin shee","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/362342.362367"},{"key":"ref41","year":"0","journal-title":"XySSLDES and Triple-DES Source Code"},{"key":"ref44","author":"kathail","year":"1993","journal-title":"HPL-PD Architecture Specification Version 1 0"},{"key":"ref43","year":"0","journal-title":"ILOG CPLEX Optimization Software"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6099858\/05654626.pdf?arnumber=5654626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:12Z","timestamp":1633909632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":49,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2090543","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}