{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:06:27Z","timestamp":1775837187476,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tvlsi.2010.2091292","type":"journal-article","created":{"date-parts":[[2011,1,3]],"date-time":"2011-01-03T19:36:31Z","timestamp":1294083391000},"page":"167-171","source":"Crossref","is-referenced-by-count":2,"title":["Power-Aware High-Level Synthesis With Clock Skew Management"],"prefix":"10.1109","volume":"20","author":[{"given":"Tung-Hua","family":"Yeh","sequence":"first","affiliation":[]},{"given":"Sying-Jyan","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"376","article-title":"Module assignment for low-power","author":"chang","year":"1996","journal-title":"Proc Eur Des Autom Conf"},{"key":"ref3","first-page":"202","article-title":"Leakage power optimization with dual-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm th}$<\/tex><\/formula> library in high-level synthesis","author":"tang","year":"2005","journal-title":"Proc Des Autom Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159768"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014069"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594294"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796476"},{"key":"ref7","first-page":"429","article-title":"Early planning for clock skew scheduling during register binding","author":"ni","year":"2007","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408825"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.100"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6099858\/05677459.pdf?arnumber=5677459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:47Z","timestamp":1633909667000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5677459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2091292","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}