{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T09:27:54Z","timestamp":1758274074854},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tvlsi.2010.2092795","type":"journal-article","created":{"date-parts":[[2011,2,3]],"date-time":"2011-02-03T21:28:23Z","timestamp":1296768503000},"page":"225-235","source":"Crossref","is-referenced-by-count":17,"title":["Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG"],"prefix":"10.1109","volume":"20","author":[{"given":"Jungseob","family":"Lee","sequence":"first","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895613"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283824"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271854"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2008.494","article-title":"Extending Amdahl's law for energy-efficient computing in the many-core era","volume":"41","author":"woo","year":"2008","journal-title":"IEEE Comput"},{"key":"ref14","year":"2008","journal-title":"Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629926"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref18","first-page":"81","article-title":"Single ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Proc Int Symp Microarch (MICRO)"},{"key":"ref19","author":"suleman","year":"2007","journal-title":"Asymmetric chip multiprocessors Balancing hardware efficiency and programmer efficiency"},{"key":"ref28","first-page":"93","article-title":"Managing process variation in Intel's 45 nm CMOS technology","volume":"12","author":"kuhn","year":"2008","journal-title":"Intel Technol J"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref29","year":"0","journal-title":"Origin 801"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1145\/1283780.1283792","article-title":"Impact of die-to-die and within-die parameter variations on the throughput distribution of multicore processors","author":"bowman","year":"2007","journal-title":"Proc IEEE Int Symp on Low Power Electron Des (ISLPED)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373608"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391550"},{"key":"ref1","first-page":"102","article-title":"A 65nm 2-billion-transistor quad-core Itanium® processor","author":"stackhouse","year":"2007","journal-title":"IEEE Int Solid-State Circuit Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1535\/itj.0904.02"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253188"},{"key":"ref21","first-page":"535","article-title":"Optimizing total power through pipelining and parallel processing under the presence of process variations","author":"kim","year":"2005","journal-title":"Proc IEEE Int Conf Comput Aided Des (ICCAD)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349339"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6129939\/05708196.pdf?arnumber=5708196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,5]],"date-time":"2023-06-05T03:08:31Z","timestamp":1685934511000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5708196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":30,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2092795","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}