{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:53:11Z","timestamp":1774367591155,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tvlsi.2010.2096483","type":"journal-article","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T13:53:44Z","timestamp":1294408424000},"page":"361-366","source":"Crossref","is-referenced-by-count":57,"title":["Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme"],"prefix":"10.1109","volume":"20","author":[{"given":"Yin-Tsung","family":"Hwang","sequence":"first","affiliation":[]},{"given":"Jin-Fa","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ming-Hwa","family":"Sheu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887833"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20041241"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008453"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038705"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/TCSII.2005.855734","article-title":"xnor-based double-edge-triggered flip-flop for two-phase pipelines","volume":"53","author":"shu","year":"2006","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0567"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref6","first-page":"207","article-title":"Comparative delay and energy of single edge-triggered and dual edge triggered pulsed flip-flops for high-performance microprocessors","author":"tschanz","year":"2001","journal-title":"Proc ISPLED"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1145\/566421.566424","article-title":"Conditional precharge techniques for power-efficient dual-edge clocking","author":"nedovic","year":"2002","journal-title":"Proc Int Symp Low-Power Electron Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826192"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6129939\/05682078.pdf?arnumber=5682078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:15Z","timestamp":1633909575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5682078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2096483","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}