{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T12:43:50Z","timestamp":1771073030779,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tvlsi.2010.2098426","type":"journal-article","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T21:28:38Z","timestamp":1294954118000},"page":"284-295","source":"Crossref","is-referenced-by-count":24,"title":["Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master\u2013Slave Flip-Flops"],"prefix":"10.1109","volume":"20","author":[{"given":"Elio","family":"Consoli","sequence":"first","affiliation":[]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[]},{"given":"Melita","family":"Pennisi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.820765"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref12","year":"2003","journal-title":"Transmission-gate based flip-flop"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494026"},{"key":"ref14","first-page":"207","author":"partovi","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896516"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674812"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014239"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref6","author":"sutherland","year":"1998","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050440"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0567"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547536"},{"key":"ref20","author":"weste","year":"2004","journal-title":"CMOS VLSI Design A Circuits and System Perspective"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6129939\/05686902.pdf?arnumber=5686902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:22Z","timestamp":1633909582000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5686902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2098426","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}