{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T12:38:15Z","timestamp":1775738295811,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tvlsi.2010.2100834","type":"journal-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T21:09:31Z","timestamp":1296508171000},"page":"319-332","source":"Crossref","is-referenced-by-count":183,"title":["Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design"],"prefix":"10.1109","volume":"20","author":[{"given":"Jaydeep P.","family":"Kulkarni","sequence":"first","affiliation":[]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"284","article-title":"A 0.9 ns random cycle 36 Mb network SRAM with 33 mW standby power","author":"pilo","year":"2004","journal-title":"Proc VLSI Circuit Symp"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0747"},{"key":"ref33","first-page":"65","article-title":"A functional 0.69 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/formula> embedded 6T-SRAM bit cell for 65 nm CMOS platform","author":"arnaud","year":"2003","journal-title":"Proc VLSI Technol Symp"},{"key":"ref32","first-page":"130","article-title":"0.248 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/formula> and 0.334 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/formula> conventional bulk 6T-SRAM bit -cells for 45 nm node low cost&#x2014;general purpose applications","author":"boeuf","year":"2005","journal-title":"Proc VLSI Technol Symp"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391498"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref37","first-page":"378","article-title":"A 450 ps access-time SRAM macro in 45 nm SOI featuring a two-stage sensing-scheme and dynamic power management","author":"pilo","year":"2008","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref36","first-page":"294","article-title":"A SRAM design on 65 nm CMOS technology with integrated leakage reduction scheme","author":"zhang","year":"2004","journal-title":"Proc VLSI Circuit Symp"},{"key":"ref35","first-page":"222","article-title":"A 2 GHz cycle, 430 ps access time 34 Kb L1 directory SRAM in 1.5 V, 0.18 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS bulk technology","author":"joshi","year":"2000","journal-title":"Proc VLSI Circuit Symp"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref11","first-page":"478","article-title":"A read-static-noise-margin-free SRAM cell for low-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$V_{dd}$<\/tex><\/formula> and high-speed applications","author":"takeda","year":"2005","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554488"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref14","first-page":"328","article-title":"65 nm 8T sub-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm Vt}$<\/tex><\/formula> SRAM employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342738"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405674"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378628"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NDCS.2008.10"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref27","first-page":"659","article-title":"A 0.56-V 128 kb 10T SRAM using column line assist (CLA) scheme","author":"okumura","year":"2009","journal-title":"Proc Int Symp Quality Electron Design (ISQED)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.974716"},{"key":"ref29","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567275"},{"key":"ref8","first-page":"332","article-title":"A sub-200 mV 6 T SRAM in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS","author":"zhai","year":"2007","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356656"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"ref9","first-page":"1452","article-title":"Low power and robust 7T dual-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm Vt}$<\/tex><\/formula> SRAM circuit","author":"tawfik","year":"2008","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref1","author":"roy","year":"2000","journal-title":"Low Power CMOS VLSI Circuit Design"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref20","first-page":"560","article-title":"A 100 MHz to 1 GHz, 0.35 V to 1.5 V supply 256<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times\\,$<\/tex> <\/formula>64 SRAM block using symmetrized 9T SRAM cell with controlled read","author":"verkila","year":"2008","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639732"},{"key":"ref22","first-page":"222","article-title":"A differential data aware power-supplied (D2AP) 8T SRAM cell with expanded write\/read stabilities for lower <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm VDDmin}$<\/tex><\/formula> applications","author":"chang","year":"2009","journal-title":"Proc VLSI Circuit Symp"},{"key":"ref21","first-page":"222","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Proc VLSI Circuit Symp"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref24","first-page":"330","article-title":"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883344"},{"key":"ref23","first-page":"628","article-title":"A 256 kb subthreshold SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897161"},{"key":"ref26","first-page":"628","article-title":"A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS","author":"chang","year":"2008","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref43","first-page":"963","article-title":"Evaluation of differential versus single-ended sensing and asymmetric cells in 90 nm logic technology for on-chip caches","author":"ye","year":"2006","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref25","first-page":"55","article-title":"Which is the best dual-port SRAM in 45-nm process technology? &#x2014; 8T, 10T single end, and 10T differential","author":"noguchi","year":"2008","journal-title":"Proc IEEE Int Conf Integr Circuit Design Technol"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6129939\/05704587.pdf?arnumber=5704587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:06Z","timestamp":1633909566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5704587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":46,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2100834","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}