{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T07:18:44Z","timestamp":1790839124478,"version":"4.1.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tvlsi.2010.2100835","type":"journal-article","created":{"date-parts":[[2011,1,28]],"date-time":"2011-01-28T19:47:21Z","timestamp":1296244041000},"page":"344-356","source":"Crossref","is-referenced-by-count":7,"title":["Experimental Characterization and Analysis of an Asynchronous Approach for Reduction of Substrate Noise in Digital Circuitry"],"prefix":"10.1109","volume":"20","author":[{"given":"Jim","family":"Le","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christopher","family":"Hanken","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Martin","family":"Held","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael S.","family":"Hagedorn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kartikeya","family":"Mayaram","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Terri S.","family":"Fiez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844110"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.321003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841039"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547520"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569827"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855952"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5.740018"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.848209"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030828"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839759"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800927"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835810"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.210024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3013-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2239-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469387"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.740016"},{"key":"ref22","first-page":"261","article-title":"NULL conventional logic: A complete and consistent logic for asynchronous digital circuit systems","author":"fant","year":"1996","journal-title":"Proc Int Conf Appl -Specific Syst Arch Processors"},{"key":"ref21","first-page":"579","article-title":"EM emissions of an asynchronous test chip","author":"lexau","year":"2001","journal-title":"10th Int Zurich Symp Tech Exhibition Electromag Compat"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535522"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035449"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6129939\/05702262.pdf?arnumber=5702262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:06Z","timestamp":1633909566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5702262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2010.2100835","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}